Abstract-Radiation effects are presented for the first time for vertically integrated SOI SRAM circuits fabricated using the 3D process developed at MIT Lincoln Laboratory. Three fully-fabricated 2D circuit wafers are stacked using standard CMOS fabrication techniques including thin-film planarization, layer alignment and oxide bonding. Micron-scale dense 3D vias are fabricated to interconnect circuits between tiers. Ionizing dose and single event effects are discussed for proton irradiation with energies between 4.8 and 500 MeV. Results are compared with 14-MeV neutron irradiation. Single event upset cross section, tier-to-tier and angular effects are discussed. The interaction of 500-MeV protons with tungsten interconnects is investigated using Monte-Carlo simulations. Results show no tier-to-tier effects and comparable radiation effects on 2D and 3D SRAMs. 3DIC technology should be a good candidate for fabricating circuits for space applications.
tegration density, reduce interconnection length and enable integration of heterogeneous materials, technologies and functionality components in a monolithically integrated process. Lincoln Laboratory has developed a wafer-based 3D technology that enables stacking of multiple IC wafers (or tiers) [2] , [3] . This approach is well suited for high-density stacking of heterogeneous technologies because the substrates from the stacked tiers are removed, and oxide-through vias are used for short electrical interconnects. Several designs have been demonstrated including a large-area high-3D-via-count 1024 1024 visible imager [4] , a 64 64 laser-radar focal plane based on singlephoton-sensitive avalanche photodiodes [5] , a 10Gb/s/pin low power interconnect for 3DICs [6] , and an imaging array with InP diode and Si CMOS readout tiers [7] . We reported earlier that total ionizing dose (TID) effects in n-channel FETs (nFETs) in the bottom tier were similar to those on standard single tier wafers [8] , [9] . Less positive charge build-up was observed for wide nFETs on the upper tiers, which was associated with the absence of silicon material below the BOX. This paper reports for the first time on the radiation effects in SOI SRAM circuits that are vertically integrated on three tiers. TID effects, low-to-high energy proton and 14.5 MeV neutron irradiation data are discussed. We found that both neutron and proton irradiation effects in the 3D SOI SRAM circuits are similar to those on a single tier 2D SOI SRAM. The other tiers can be effectively modeled as a modified backend of line (BEOL) stack. Angular effects are consistent with a cosine angular dependence. Monte Carlo simulations were performed to analyze the effects tungsten contacts and vias had on tier-to-tier energy deposition. We also demonstrate that the current 3DIC process is tolerant to TID.
II. 3D FABRICATION PROCESS
The three-tier Integrated Circuits (ICs) characterized in this work were fabricated in the third DARPA-sponsored 3D multi-project run (3DM3). The process begins with fabricating three 150-mm individual tiers of fully depleted SOI (FDSOI) circuit tiers, with a 150-nm FET gate length, 40-nm-thick SOI active layer and a 400-nm buried oxide (BOX), a dual threshold CMOS, Co-silicided polygates with a silicide block layer, and three metal interconnect layers. The circuits were designed using standard logic design rules. Specific alignment structures were added to the lithographic masks to enable accurate tier-to-tier alignment . The 3D integration begins with oxide-oxide bonding of tier-1 and tier 2 wafers. The tier 2 substrate is then removed by grinding and wet chemical etching, stopping on the tier-2 SOI buried oxide layer. Electrical interconnection is formed by through-oxide vias to tier 2, 3D vias from tier-1 to tier-2, and a tier-2 back metal layer. The process is then repeated with tier 3. An illustrated cross section of a 2D integrated circuit and a 3DIC wafer is shown in Fig. 1 . The 3D-IC has eleven interconnect-metal layers and dense unrestricted -diameter 3D vias interconnecting stacked circuit layers. The SRAM active circuitry is confined within a -thick layer above the SOI substrate. Fig. 2 shows a scanning electron micrograph of a 3DIC wafer with three FDSOI CMOS tiers, eleven metal interconnect layers, and 3D vias interconnecting tiers 1, 2 and 3.
Upon completion of single tier fabrication and again after 3D integration, an extensive series of tests is performed to characterize passive test structure, transistor and circuit performance to monitor the effect of wafer integration. Fig. 3 shows curves at for , transistors on tiers 1, 2, & 3 after 2D fabrication and after 3D integration. The characteristics for tiers 1, 2, & 3 are essentially unchanged by the 3D process, although FETs on each tier have somewhat different electrical characteristics. 
III. CIRCUIT DESCRIPTION AND RADIATION TESTING EXPERIMENTS

A. Circuit Description
The baseline 64-kb SRAM core is organized as a 512-row by 128-column array, includes fully-static CMOS decoders, and an address re-encoder for testability and variable timing. Data are accessed via 4-bit buses, using 14-bit addressing. The SRAM cell has 6 transistors with n-channel FET pass-gates, and conventional transistor layout with no body ties. It is not optimized for speed or power, and it is primarily used for circuit validation and fabrication debugging.
The 3D SOI SRAM consists of three instantiations of the 64-kb SRAM core, multiplexed to operate as a single memory. The total memory size is 192-kb, with tier selection controlled by two additional pads. Fig. 4 shows an illustrated cross section Fig. 4 . Illustrated cross-section of MITLL 3DSOI SRAM circuit. The 3D vias are small enough to be useful in large numbers inside circuits, but for this application they were only needed in the periphery. "BM" stands for Back Metal layer ("Back" because it on the back of the SOI).
of a 3D SOI SRAM. The SRAMs on tier 3, tier 2 and tier 1 are located 2,600 nm, 9,900 nm and 20,350 nm, respectively, below the passivation surface. The SRAMs on tier 2 and 3 are inverted compared to that on tier 1. The tier-to-tier circuit alignment is a function of the wafer-to-wafer alignment during tier integration, and it is nominally
. Fig. 4 also shows that the 3D tungsten-filled vias are located a minimum of from the SRAM bit cells; that is much longer than the range of low-energy secondaries generated by the particle (proton or neutron) -silicon nuclear interactions. Therefore the interaction of radiation with the 3D vias will not be discussed in the manuscript. However standard tungsten-contacts and vias are used throughout the SRAM circuit and are located less than away from the cell FET active region. Their impact on the radiation effects will be discussed in Section V. Fig. 5 shows a side-by-side illustrated cross section of a 2D and 3D SRAM. The tier 1 of the 3D SOI SRAM is similar to the baseline single-tier 2D SRAM. Two variants of the 2D SRAM were tested. Each variant used a different substrate for CMOS circuit fabrication: a standard commercial SOI wafer with a standard buried oxide (STD) and a Lincoln-fabricated SOI wafer with a buried oxide hardened to ionizing radiation (RAD). The SOI wafer used for the tier 1 circuit fabrication of the 3D SOI SRAM was also a Lincoln-fabricated SOI wafer. Tiers 2 and 3 were fabricated on standard commercial SOI wafers.
The 2D and 3D SOI SRAM circuits were packaged in a 40-pin dual in-line package. The package lid was removed during all the irradiation tests. Circuits were irradiated under constant biasing of 1.25 V, with a back substrate voltage at 0 V and no lid on the package. The upset cross section in was calculated by dividing the total number of upsets by the particle fluence and the total number of bits.
B. Proton Upset Measurements
Circuits were irradiated at the TRIUMF Proton Irradiation Facility in Vancouver, Canada [10] . This facility provides mono-energetic proton beams from 63 to 500 MeV with energies down to 4.8 MeV obtained by degrading the 63-MeV low energy beam. The beam energy was degraded using a variable thickness plastic (lucite) plate (range shifter). Table I lists the beam Full-Width-Half-Max (FWHM) for the proton fluences of 63 MeV and below. Proton fluxes up to can be achieved with uniform beams up to 7.5 cm in diameter. The beam energies and FWHM were calculated using SRIM [11] .
SRAMs were tested at room temperature in the static mode before and after radiation increments using an FPGA board remotely controlled from a laptop. The FPGA test board was feet away from the irradiated test board. It was shielded with polyethylene blocks, and kept sufficiently far away from the proton beam to prevent radiation damage. A checkerboard pattern of "0" and "1" was written and read right before irradiation. Then, the memory was read right after irradiation as soon as the proton beam was turned off. Because of the memory size and the small sensitive volume of the FDSOI cell transistors (defined by the area under the gate, i.e., for the cell), proton fluences were required to measure a statistically meaningful number of upsets. The TID at this fluence is not high enough to cause significant TID degradation. Standard unhardened FDSOI technology is sensitive to ionizing radiation because of charge trapped in the BOX below the active SOI layer [12] . Because of the front-to-back capacitive coupling, significant device parametric shifts can be observed unless the BOX has been engineered to mitigate these effects as with the Lincoln-fabricated SOI wafers [13] . The supply current was measured before and after irradiation each irradiation. SRAM circuits were irradiated at proton incident angles between 0 and 80 . Then the test board was turned 180 for irradiation from the backside.
C. 14-MeV Neutron Upset Measurements
Another set of SRAM circuits were exposed to 14 MeV neutrons. These circuits were from the same fabrication lots as the one used for the proton testing. These measurements were performed using the neutron generator at the U.S. Naval Academy.
The generator is a broad beam source that uses the deuteriumtritium reaction to produce 14-MeV neutrons. The SRAMs were tested in the static mode before and during irradiation with the same FPGA board setup used for the proton measurements. A checkerboard pattern of "1" and "0" was written to the memory before turning the neutron beam on. With the beam still on, the memory was read at specific fluence increments up to total fluences between 5 and . The neutron flux was for all irradiations at angles between 0 and 80 . It was for irradiation at 180 .
IV. RESULTS
A. Proton-Induced Upsets
Ionizing dose effects: The total ionizing dose increases with an increase in proton fluence; therefore it is important to identify any circuit parametric shifts caused by the cumulated proton fluence. For a given dose, more degradation was observed for proton energies of 500 MeV. This may be due to a higher charge yield for the very high energy proton irradiations [14] . Fig. 6 shows the supply current measured after radiation increments for the 2D-STD and 2D-RAD, and the 3D SOI SRAM for a proton energy of 500 MeV. The 2D-STD SRAM has an current that increases starting at 30 krad (Si), while it remains unchanged for 2D RAD and the 3DSOI SRAM. This is because, as the proton fluence increases, positive charge builds-up in the BOX. This charge decreases the nFET threshold voltage thereby increasing its off-state leakage current. Consequently the current increases with the proton fluence. The Lincoln-fabricated wafer used for fabricating the 2D-RAD SRAM is effective in suppressing ionizing dose effects, and the remains constant with an increase in proton fluence. The current of the 3DSOI SRAM also remains unchanged with total dose indicating that the FETs on all three tiers are tolerant to ionizing effects. This is explained because a) tier 1 circuits were fabricated with a Lincoln-fabricated wafer with an engineered hardened BOX, and b), as shown in previous work, FETs on tiers 2 and 3, which had the silicon substrate removed, are much less sensitive to total dose effects than those on a standard single tier wafer [9] . These results indicate that the TID hardness of the 3D SRAM is better than 100 krad (Si), which is the calculated cumulated dose at a proton fluence of at 500 MeV. Proton upset cross section: 500-MeV proton-induced upsets were measured for 2D and 3D SOI SRAM circuits at multiple proton fluences. Table II shows the median upset cross section calculated from the experimental data for 2D-STD, 2D-RAD and tier 1 of 3D-SRAM (3D-Tier 1). As we will discuss in the next section, the three SRAM circuits have comparable upsets cross sections. Fig. 7 shows the median upset cross section for the SRAM on tier 1, 2 and 3 of the 3DIC as a function of the proton energy. The median upset cross section is lower on tier 2 compared to that on tiers 1 and 3 regardless of the proton incoming angle. We will show in the next section that the difference in upset cross section measured for each tier is not significant enough to conclude that we have different effects on each tier or even tier to tier effects.
Angular effects: Fig. 8 shows the median upset cross section for tier 1, 2 and 3 of a 3DSOI SRAM calculated from experimental measurements as a function of the incident tilt angle, , for 500-MeV protons. is in the plane of the gate length as shown on the illustrated cross section of an FDSOI FET inserted on the plot. The error bars are the standard deviation of repeated measurements and multiple circuits. Measurements were acquired for different tilt angles, but our radiation test set-up did not allow us to test different roll angles. Although the SRAM layout is not symmetrical, we expect to see similar variations for tilt and roll angles, at least for the angles we tested. This is because the SOI layer is very thin (40 nm), and the critical node spacing is greater than . Consequently we do not expect to see multiple bit upsets with our SRAM layout except at grazing angles, which we were unable to achieve because of our package design. Tier-to-tier effects are also expected to be the same for roll and tilt angles because these effects are dominated by the tier-to-tier spacing.
The upset cross section increases with the particle incident angle. Front and back irradiations yield similar cross sections on each tier, with no significant differences between tiers. Note that, for an angle of 180 , the protons are going through the board and the package. Fig. 9 shows the upset cross section for tiers 1, 2 and 3 of a 3D SOI SRAM as a function of the 63-MeV proton incident angle. The upset cross section increases with . The 63-MeV-protons data show a clear increase in the cross-section with dose because more angular measurements were collected with 63-MeV protons than with 500-MeV protons. Fig. 10 shows the typical number of upsets recorded for a 2D-STD SRAM as a function of the neutron fluence.
B. Neutron-Induced Upsets
14-MeV neutron cross section and angular effects: 2D and 3D SRAMs were irradiated under various angles in the plane of the gate length. Fig. 11 shows the neutron upset cross section for each tier and for various neutron incident angles. The upset cross section for 2D and 3D SRAM is similar. For each incident angle, the upset cross section is similar on tier 1, 2 and 3, and it is similar to that for 2D SRAM. Experimental results show that the tier 2 SRAM have a lower cross section than the other two tiers for all particle incident angle, but as we will discuss in the next section, the difference is not significant enough to conclude that radiation effects are different on tier 2 compared to the other tiers.
V. RESULTS ANALYSIS AND DISCUSSION
First we will compare test results for the 2D and 3D-tier 1 SRAMs to assess if the difference in the measured upset cross sections is significant enough to conclude that the 3D integration process has an impact on the radiation effects. Then we will analyze and discuss the protons and neutrons data, and the angular effects. We will compare results for tiers 1, 2 and 3 of the 3D SOI SRAM, and present simulation results for the energy deposited by 500-MeV protons in the sensitive regions of the 3D stack.
A. Comparing 2D and 3D-Tier 1 SRAM
For FDSOI, the FET sensitive volume in the SRAM cell is the device volume directly under the gate. It is very small, and defined here as where L is the gate length, W is the gate width, and is the SOI thickness. Fig. 12 shows a 3D illustrated representation of a FDSOI FET with a sensitive volume of where , ,
. Considering only variations in L and W allowed during the photolithography of the gate patterning, these are , and , across a wafer, within a lot or from lot-to-lot, the cross section measured is expected to vary between a minimum and maximum value defined as: (1) and (2) where is the nominal cross-section value for a device area, , defined as: (3) where and ; , is the minimum device area defined as: (4) is the maximum device area defined as: (5) and are correction factors defining the expected range of upset cross sections that is solely depend on the variation in the device area, and independent of the particle interaction mechanisms. The median upset cross sections measured for 2D-STD, 2D-RAD and 3D-Tier 1 reported in Table I for 500-MeV protons are well within the range defined by and , defined here by and , respectively. This result indicates that the difference in the cross section measured for the 2D-STD, 2D-RAD and 3D-Tier 1 circuits is likely due to variations in the fabrication process. As previously shown in [16] , process variations tend to dominate variations in experimental cross-section data in advanced SOI technologies. This result is not specific to the Lincoln-fabrication process. It is common to all advanced technologies currently in the research and development stage. The variance in energy deposited by the protons in small volumes has been discussed in detail in [17] , and may also play a role in the variability of the results from chip to chip (i.e., standard deviation of the data).
Note that there are other parameters to consider when calculating the true sensitive volume such as the position of the electrical junctions under the gate, and variation in the SOI thickness. Variation in the position of the electrical junction is due to variation in the thermal budget during fabrication, which would also impact the electrical device parameters such as the parasitic bipolar gain of the FET, which affects the upset cross section of floating body transistors such as the ones used in this work [15] . Using the proposed and parameters was appropriate for this analysis.
B. Comparing Neutron and Proton Data
Monoenergetic neutrons and protons are used to characterize single event effects in electronics circuits, and are described in the JEDEC JESD 89 standard [18] . With both particles, upsets are generated by the secondary ion distribution due to the proton-nuclei and neutron-nuclei interactions. Protonand neutron-induced upset cross sections are often found to be similar, but the accuracy of the results depends strongly on the availability of high particle fluxes. High particle fluxes are more readily available for protons energies greater than 50 MeV. However, protons can have two important disadvantages: they can be attenuated if the package is too thick, and they can contribute to total ionizing dose effects.
Our experimental measurements did not show a significant difference between the protons and neutrons induced upset cross sections for all of the tiers of the 3D SOI SRAM-at least within the accuracy of our measurements. This is in agreement with the results in Fig. 6 showing that the 3D SOI SRAM is not sensitive to the ionizing dose cumulated during proton irradiation. Also, the SRAM package is not thick enough to attenuate the protons.
C. Analyzing Angular Effects
The particle path length in the sensitive volume increases as a function of the incident angle from 40 nm at 0 degree to 230 nm at 80 degrees. Its increase is proportional to the inverse-cosine of the particle incident angle, i.e.,
. To analyze the proton and neutron angular effects, we calculated the upset cross section at an angle , ,as being equal to , where is the upset cross section measured at a normal incidence angle. Fig. 13 shows the experimental and the calculated upset cross section for tier 1 of 3D SOI SRAMs as a function of the 500-MeV proton incident angle. The experimental data follow the trend predicted by the inverse-cosine calculation. Note that, although these results are not surprising, there are little data available reporting angular effects specifically for FDSOI SRAM. These results are, however, consistent with the work from Reed et al. [19] who reported that SRAM fabricated with older technologies in the partially-depleted SOI (PDSOI) and Silicon-on-Sapphire (SOS) technologies were sensitive to the proton beam angle of incidence. They attributed their observation to the high aspect ratio of the sensitive volume. The same analysis was repeated for the 63-MeV protons and the 14-MeV neutrons. Figs. 14 and 15 show the experimental and the calculated upset cross sections for tiers 1, 2 and 3 of the 3D SOI SRAM as a function of the 63-MeV proton and the 14-MeV neutron incident angle. Once again, the experimental data follow the trend predicted by inverse-cosine calculation. Fig. 7 showed that the median upset cross section is lower on tier 2 compared to that on tiers 1 and 3 regardless of the proton incoming angle for the series of circuits that were tested. Since the FETs on tiers 2 and 3 are inverted compared to that on tier 1, we conclude that the lower cross section on tier 2 is not caused by the 3D integration process. Removal of the silicon substrate on tiers 2 and 3 does not significantly impact the upset cross section either. We found that the difference in upset cross section between tiers is consistent with the variation in the FET critical dimension observed from wafer-to-wafer and lot-to-lot in the FDSOI process as previously discussed in Section V-A. As stated in Section II, the 3D integration process did not change the original FETs' electrical characteristics measured on the 2D circuit wafer before 3D integration. However, FET characteristics were different among the 2D wafers used for 3D integration because these 2D wafers were fabricated in different fabrication lots. The cross section values measured for the three different tiers of 3D SOI SRAMs are well within the range of cross-section values measured for 2D SRAMs indicating that the upset events occurring on one tier are uncorrelated with the events occurring on another tier.
D. Comparing Tiers 1, 2 and 3 of a 3DSOI SRAM
In general, for all proton and neutron incident angles and for all three tiers, the data follow a Poisson distribution, and the standard deviation is equal to the root square of the mean of the data. Consequently, the upsets are independent from each other, and there is no significant tier-to-tier effect. These results indicate that, in the 3D SOI SRAM, proton-silicon reactions are the dominant mechanisms responsible for the upset events measured on each tier. Limited data are available in the literature for FDSOI SRAMs tested with protons and neutrons at various incident angles. Our results are consistent with those published in [15] for a single-tier FDSOI technology, and 14-MeV neutron angles of 0, 60 and 180 . Variations in the protons and neutron upset sensitivity between tiers is driven by variations in the sensitive volume defined by the cell FET gate width, length and the SOI thickness. Our results also show that the charge deposited by the secondary particles that are responsible for the upsets are emitted in the same direction as the primary incident particle. There is no significant change in the upset cross section between front to back irradiation.
To further identify tier-to-tier effects, we analyzed the bitmaps showing the physical location of single event upsets induced by 500-MeV protons on tiers 1, 2 and 3. Fig. 16 shows the bitmaps for each tier as well as the superimposition of the three-tier bitmaps (bitmaps were slightly offset in the direction to enhance the visibility of coincident upsets). Bitmaps show that the upsets are randomly distributed on each tier, and that there is no observable tier-to-tier correlation.
We believe that the proton energy was not low enough to see direct ionization effects. We do not observe a sharp increase in the upset cross section at low proton energies on any of the tiers that others have attributed to direct proton ionization effects [20] . We ran SRIM [21] simulations, and found that the incident proton energy would need to be smaller than 2 MeV for the Bragg peak to fall within the active SOI regions of the three-tier SOI SRAM to observe direct proton ionization effects [22] . As shown in Table I , the proton energy FWHM is increasing with a decrease in proton energy. Finer steps in proton energy would be required to see these effects. Loveless [16] has also shown that the variance in energy deposition can also play a meaningful role in the measured upset cross-section variation near threshold. Once again, this is because of the small sensitive volume in advanced SOI technologies.
E. Simulating the Energy Deposition by 500-MeV Protons
Simulations were performed using the Monte Carlo Radiative Energy Deposition (MRED) code [23] . MRED is a simulation tool that calculates the energy deposited by radiation in microelectronic devices based on the Geant4 libraries [24] . Clemens et al. [25] have shown that the presence of high Z materials increases the proton-induced charge collection cross sections for high charge collection events. The mechanism for this effect was shown to be a proton-induced fission event as validated with Monte Carlo simulations. Simulations were run to compare the energy deposited by 500-MeV protons in the sensitive volume of the SRAM FET on tiers 1, 2 and 3 for normal incident angles (front side irradiation) and 180 (back side irradiation). Fig. 17 shows the simulated target, which is representative of the 3DIC process and used in MRED. It includes calibrated layers modeling the dielectric oxide between the metal layers, the aluminum metal layers, and the tungsten contacts and vias located within of the active SOI regions for each of the three tiers. To evaluate the effects of having tungsten (high Z material) in the contacts and vias, a control case was established by replacing the tungsten with an oxide layer. Simulation results show that the tungsten layers had no significant effect on tier-to-tier energy deposition. Also, the back side and front side simulations show no significant difference in tier-to-tier energy deposition. These simulation results are consistent with the experimental data.
VI. CONCLUSION
Radiation effects are presented for the first time for vertically integrated SOI SRAM circuits. 3D SOI SRAMs were fabricated using Lincoln-3D technology integrating vertically three fully-fabricated 2D circuit wafers that are interconnected with through-oxide vias. The total 3D circuit is thick. The 3D SOI SRAMs are tolerant to ionizing radiation induced by 500-MeV protons at least up to 100 krad (Si). Testing with protons with energies between 4.8 and 500MeV and 14-MeV neutrons yielded similar results. The upset cross sections for 3D SOI SRAMs are similar for all tiers, and they are also similar to that for single-tier 2D SRAMs. The other tiers can be effectively modeled as a modified backend-of-line stack. Differences between tiers were directly attributed to variations in the critical dimensions of the sensitive volume defined by the device width, gate length and SOI thickness. Angular effects measured with protons and neutrons were also directly attributed to the change in the particle path length within the sensitive volume. The upset cross section has an inverse-cosine dependence on the neutron/protons incident angle. No tier-to-tier effects were identified. Monte Carlo simulations confirmed the experimental results.
3D integration is an effective approach to fabricating high-density, high-performance, integrated circuits. Radiation hardening design techniques that have been successfully implemented in single-tier 2D circuits will be effective in 3DICs. This work demonstrates that radiation-hardened vertically integrated 3D circuits can be suitable for space and military applications.
